Browsing by Author "Syed Rehan Tariq"

Now showing 1 - 2 of 2
  • Thumbnail Image
    Item
    Implementation of MIPs on FPGA
    (University of Management and Technology, 2012) Syed Rehan Tariq; Nafees Taimoor; Abdullah Mehmood; Waseem Abbas
    Computer organization and design is a common engineering course where students learn concepts of modern computer architecture. Students often learn computer design by implementing individual sections of a computer microprocessor using a simulation only approach that limits a student's experience to software design. This project targets the computer architecture courses and presents an FPGA (Field Programmable Gate Array) implementation of a MIPS (Microprocessor without Interlocked Pipeline Stages) RISC (Reduced Instruction Set Computer) Processor via verilog design. The goal of this project is to enhance the simulator based approach by integrating some hardware design to help the computer architecture students gain a hands-on experience in hardware-software integration and achieve a better understanding of both the MIPS single-cycle and pipelined processors as described in the widely used book.
  • No Thumbnail Available
    Item
    Implementation of MIPS on FPGA
    (UMT Lahore, 2012-03-09) Syed Rehan Tariq; Taimoor Nafees; Abdullah Mehmood; Waseem Abbas
    Computer organization and design is a common engineering course where students learn concepts of modern computer architecture. Students often learn computer design by implementing individual sections of a computer microprocessor using a simulation-only approach that limits a student’s experience to software design. This project targets the computer architecture courses and presents an FPGA (Field Programmable Gate Array) implementation of a MIPS (Microprocessor without Interlocked Pipeline Stages) RISC (Reduced Instruction Set Computer) processor via Verilog design. The goal of this project is to enhance the simulator-based approach by integrating some hardware design to help the computer architecture students gain a hands-on experience in hardware-software integration and achieve a better understanding of both the MIPS single-cycle and pipelined processors as described in the widely used book.