Repository logo
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Tiếng Việt
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    Have you forgotten your password?
Repository logo
  • Communities & Collections
  • All of DSpace
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Tiếng Việt
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    Have you forgotten your password?
  1. Home
  2. Browse by Author

Browsing by Author "Moazam Ali Khan"

Now showing 1 - 2 of 2
Results Per Page
Sort Options
  • Loading...
    Thumbnail Image
    Item
    Nano-CMOS spice level implementation of different modules for direct digital frequency synthesis application
    (University of Management and Technology, 2014-07) Hassan Muhuyuddin; Faisal Yaseen; Moazam Ali Khan; Ramsha Ayub
    In this project we are implementing a ROM Less Direct Digital Frequency Synthesizer (DDFS).Direct Digital Frequency Synthesizer (DDFS) generates sinusoidal signals with desired controllable frequency. Most of the times sinusoidal information stored in the ROM . All ROM based solutions suffer from ROM intrinsic drawbacks, namely low speed, large area and high power consumption. Polynomial interpolation is used to eliminate the ROM in DDFS. Chebyshev fourth order polynomial is used to approximate the first quarter of cosine signal. The DDFS is implemented using Nano Cmos BSIM3 Model on LtSpice software and also implemented on Xilinx Vertex-II FPGA.
  • No Thumbnail Available
    Item
    Nano-cmos spice level implementation of different modules for direct digital frequencysynthesis applications
    (UMT.Lahore, 2014) Hassan Muhuyuddin; Faisal Yaseen; Moazam Ali Khan; Ramsha Ayub
    In this project we are implementing a ROM Less Direct Digital Frequency Synthesizer (DDFS).Direct Digital Frequency Synthesizer (DDFS) generates sinusoidal signals with desired controllable frequency. Most of the times sinusoidal information stored in the ROM . All ROM based solutions suffer from ROM intrinsic drawbacks, namely low speed, large area and high power consumption. Polynomial interpolation is used to eliminate the ROM in DDFS. Chebyshev fourth order polynomial is used to approximate the first quarter of cosine signal. The DDFS is implemented using Nano Cmos BSIM3 Model on LtSpice software and also implemented on Xilinx Vertex-II FPGA.

DSpace software copyright © 2002-2026 LYRASIS

  • Cookie settings
  • Privacy policy
  • End User Agreement