A new proposed eight bit hybrid mash-efm multi-order sigma delta modulator for audio dac
Loading...
Date
2016
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
University of Management and Technology Lahore
Abstract
Digital-to-Analog (DAC) Converters manifest a very imperative role in many applications where data is interfaced with real analog world. The occurrence of some problems like jitter, quantization errors, integral nonlinearity and conversion time reduces the performance of DAC. One of the most efficacious ways to combat these problems is the use of Sigma Delta Modulation (SDM) in DAC. This work emphasizes on the designing of Multi-order SDM to achieve high resolution DAC consuming low power and high SNR. The increase of oversampling ratio (OSR) requires the high speed DAC, overloads the quantizer, eventually reduces the DAC speed and increases the power consumption. Similarly, the complexity of the transistor circuitry in VLSI technology implementation increases as the order of SDM increases. Hybrid MASH-EFM architecture is used to overwhelm the above two conditions.
MATLAB simulation will be used for comparison of different Multi-order SDM architectures to study the effect on DAC performance. Different performance parameters are recorded at different OSR’s of different architectures (MASH, EFM and Hybrid MASH-EFM).1st order Hybrid MASH-EFM SDM achieves high SNR equal to 131.7 db and ENOB of 16 bits at OSR of 5. These results reveal that the proposed architecture (Hybrid MASH-EFM) is superior to two existing architectures.
Description
Supervised by: Dr. Muhammad Adnan
Keywords
Digital-to-Analog, Sigma Delta Modulation, MS Thesis